

AVR JTAGICE

v1.2

(RealSYS)

www.realsys.co.kr

Tel: 031 - 420 - 4326

Fax: 031 - 420 - 4329

●

RealSYS AVR JTAG_ICE Serise



AVR JTAG_Plus	<ul style="list-style-type: none"> ● Atmel JTAG ICE 가 ● AVR Studio V3.52 가 ● PC RS232C ● C , , ● PC 	<p>/</p> <p>N : (DC5V)</p> <p>F : /</p> <p>(DC6~15V)</p>
AVR JTAG_USB	<ul style="list-style-type: none"> ● Atmel JTAG ICE 가 ● AVR Studio V3.52 가 ● PC USB ● C , , ● 	<p>USB</p> <p>가</p>
AVR JTAG_Mini	<ul style="list-style-type: none"> ● Atmel JTAG ICE 가 ● AVR Studio V3.52 가 ● PC RS232C ● C , , ● 	<p>DC5V</p>

● Device

ATmega 128 , ATmega 16 , ATmeag 162 , ATmega 169, ATmega 32, ATmega 323, ATmeag 64 JTAG PORT가 ATmega CPU serise

AVR JTAG PLUS

AVR Studio 가 .

 서울부동산부합	 리얼시스	경기도 안양시 동안구 관양동799 안양메가밸리 319호 TEL: 031) 420-4326(대) FAX: 031) 420-4329 Email : master@realsys.co.kr 2001 RealSYS Corporation. All Rights Reserved. 사업자등록번호 : 119-03-83631 통신판매업신고 안양 제 912 호 대표 : 김철오
--	---	--



가 .

1 . AVR JTAG_ICE	-----	4~8 page
2 . AVR Studio	-----	9~11 page
(1). AVR Studio 4.10		
(2).C Debugging		
(3).CPU Program DOWN LOADING		
3 . Debugging	-----	12~13 page
4 . Q/A	-----	14~15 page
5 . AVR JTAG_ICE Update	-----	16~20 page

1 . AVR JTAG_ICE

AVR JTAGICE
 JTAG_ICE ATMEL JTAG AVR

- 가
- AVR Studio(V3.52)
- JTAG AVR
-
- Breakpoint Single-Step
- C 가
- PC RS232C
- : 8V ~ 15V (Target 가)
- PC Target (1500V)



(8V~15V)



RS232C
(9)

JTAG_ICE =>Target
(ON<=>OFF)

Target
(10)

AVR_ISP
(6)

Target




AVR Studio4.07




mini-JTAG_ICE Atmel 가

● JTAG_ICE Target



JTAG



JTAG

Pin	Signal	I/O	Description
1	TCK	Output	Test Clock, clock signal from JTAG ICE to target JTAG port
2	GND	-	Ground
3	TD0	Input	Test Data Output, data signal from target JTAG port to JTAG ICE
4	V_{Tref}	Input	Target voltage. VDD from target used to control logic-level converter and target power LED indicator
5	TMS	Output	Test Mode Select, mode select signal from JTAG ICE to target JTAG port
6	nSRST	Out-/In-put	Open collector output from adapter to the target system reset. This pin is also an input to the adapter so that a reset initiated on the target may be reported to the JTAG ICE.
7	Vsupply	Input	Supply voltage to the adapter, this connector can be used to supply the adapter with power from a regulated power supply 3 - 5VDC (normally target VDD). This supply voltage input is automatically disconnected when a external power supply is connected.
8	nTRST	NC(Output)	Not connected, reserved for compatibility with other equipment (JTAG port reset).
9	TDI	Output	Test Data Input, data signal from JTAG ICE to target JTAG port.
10	GND	-	Ground.

- **PC :**
 - 486 ()
 - 16 MB RAM
 - 16 MB
 - 95/98/2000/ XP
 - RS232C : 115200 bps

CodeVisionAVR GCC C
 Target RCM128(ATmega128) B 8
 LED가
 CodeVisionAVR GCC

ATmega128 JTAG Enable Disable Fuse ,
 JTAG Disable JTAG_ICE가
 JTAGEN, OCDEN Fuse가 Disable JTAG가 (AVR_ISP)
 JTAG Fuse Enable (CPU Enable .)

● **Codevision JTAG Fuse Enable**

www.realsys.co.kr

Codevision 가
 Programmer



STK200+/300

setting

ok



Tools

Chip programmer

Chip

Fuse Bit


JTAGEN=0 OCDEN=0 Fuse

Program => Fuse Bit program


Codevision

AVR Studio

● Ponyprog2000 JTAG Fuse Enable



Ponyprog2000 ,
 Command => Security and configuration bit
 ..
 .. OC DEN, JTAG EN
 , Write ..
 Read Fuse bit .



(JTAG Fuse Enable)



2 . AVR Studio

(1). AVR Studio 4.10 (V4.09)

AVR Studio

AVR Studio 4.10 :



AVR JTAG_ICE

가

. ()

.COF : C

가

.OBJ : ASM

가

Below is a brief description of the object file formats that is supported by AVR studio.

Object file format	File	Description
Extended Intel hex	.hex	This format is usually produced by most of the developer packages and is targeted for release testing. No additional debug information is included, and therefore not a recommended format for debugging. The file contains only program memory data. Source file stepping and symbolic watches are not available.
USEROF	.dso	USEROF is an IAR proprietary format. The debug output file contains a complete set of debug information and symbols to support all type of watches. USEROF8 and older versions are supported.
AVR COFF	.cof	COFF is an open standard intended for 3rd party vendors creating tools that give AVR Studio support. With AVR Studio 4.06 the AVR COFF format support is extended to support full debugging with source file stepping and complete watch support.
AVR assembler format	.obj	The AVR assembler output file format contains source file info for source stepping and is an Intel internal format only. The .map file are automatically parsed to get some watch information.

(2).C Debugging

C

Debugging




File => Open File

Project

.COF



JTAG ICE , Platform
 Debugging Finish Device



JTAG OPTION

Debug => JTAG Option

EEPROM

Debugging : 9 ~ 10 Page


PORT : Q/A 3

(3).CPU Program DOWN LOADING

JTAG Emulation 가 Flash 가 , Fuse Bit 가 가 ,
 ISP 가 . (ISP 4)
 JTAG Fuse 가
 Flash , Fuse Bit 가 가 ,
 JTAG FUSE SPI FUSE
 Defult : JTAGEN , SPIEN , OCDEN !!

PROJECT가 project => close project project

, AVR Studio
 PORT



Tools => JTAG_ICE =>JTAG_ICE

가 Plugging
 Manager STK500DII
 AVR STUDIO

JTAG_ICE




a90 flash writing 가 fuse fuse
 advanced 가
 FLASH hex program , information
 fuse
 COM PORT : Q/A 4 !

3 . Debugging

Debugging
Break Point
View

Single Step,
Debugging



Workspace

CPU I/O , Debugging 가

Memory

Flash EEPROM 가 .

SOURCE

Debug . 가 .

Register

CPU Register .


OUTPUT

Debug .

Watch

SOURCE 가 . Watch ,

Tool BAR



RUN

Reset

view



Break point .


가

, break point

4 Q/A

(1). AVR JTAG_ICE가 ?

JTAG_ICE 가 Serial Comport ,
Target AVR Studio .
Studio Tools => STK500/AVRISP/JTAG_ICE => STK500/AVRISP/JTAG_ICE




가
CPU Fuse

(2). PC 가 5 , Stdio Comport 가 2
. Comport ?



Tools => Option
Number of COM-ports to 10

(3). COF Debugging , 가 .




JTAG_ICE가 Comport . 2

(4). Flash Down

detecting fail

?



project가
? project => close project

Studio

(5). JTAG USB

, Comport가

Device Drive

USB

100/100

=>



가 setting

=>

, advanced

=>

read/write



5 . JTAG_AVR Update





(:JTAGICE_AVR Update)

JTAGICE_AVR v1.2 , 2004-10-5 RealSYS


10 5 JTAGICE_AVR , 6P
 AVR_ISP Update .

:
AVR_JTAG, AVR_ISP (RealSYS),
Ponyprog 2000 (<http://www.lancos.com/ppwin95.html>) 가 ,v2.06c BETA)

- * * AVR_ISP
1.Ponyprog setup=> Interface Setup
, OK





2. Device



3. AVR_JTAG , AVR_ISP JTAG_ICE ISP
 (ISP 1 .)
 : 가 .
 (10 5 .)
 JTAG_ICE . ()

4. Command => Security and configuration bit
Write





5. JTAG_ICE PC Comport

AVR_Studio , Tools => AVR Prog

AVRprog가 , Program Update

, AVRprog , 1~4




Flash Program

verify error가


bug

AVRprog



6. Ponyprog2000


7. Command => Security and Configuration bit , Write



8. Update AVRStuio


Tools => JTAG_ICE


Update




: JTAG_ICE Update
2004-7-13









경기도 안양시 동안구 관양동799 안양메가밸리 319호
TEL: 031) 420-4326(대) FAX: 031) 420-4329 | Email : master@realsys.co.kr
2001 RealSYS Corporation. All Rights Reserved.
사업자등록번호 : 119-03-83631
통신판매업신고 안양 제 912 호 | 대표 : 김철오