AVR JTAGICE

v1.2

(RealSYS)

www.realsys.co.kr

Tel: 031-420-4326 Fax: 031-420-4329 RealSYS AVR JTAG_ICE Serise

	 Atmel JTAG ICE AVR Studio V3.52 PC RS232C 	가 가	/
AVR JTAG_Plus	• C , • • PC	,	N: (DC5V) F: /
			(DC6~15V)
AVR JTAG_USB	 Atmel JTAG ICE AVR Studio V3.52 PC USB C , 	가 가 ,	USB 가
AVR JTAG_Mini	 Atmel JTAG ICE AVR Studio V3.52 PC RS232C C , 	가 가 ,	DC5V

• Device

ATmega 128 , ATmega 16 , ATmega 162 , ATmega 169, ATmega 32, ATmega 323,ATmega 64JTAG PORT가ATmega CPU serise

AVR JTAG PLUS

AVR Studio

가



경기도 안양시 동안구 관양동799 안양메가벨리 319호 TEL: 031) 420-4328(대) FAX: 031) 420-4329 | Email : master@realsys.co.kr 2001 RealSYS Corporation. All Rights Reserved. 사업자등록번호 : 119-03-83631 통신편매업신고 안양 제 912 호 | 대표 : 김철오

.

가

,

1	. AVR JTAG_ICE		4~8 page
2	. AVR Studio (1). AVR Studio 4.10 (2).C Debugging (3).CPU Program DOWN L	OADING	9~11 page
3	. Debugging		12~13 page
4	. Q/A		14~15 page
5	. AVR JTAG_ICE Upda	te	16~20 page





•	JTA	G_ICE	Target	
		TC TE TM TI VTr GN Vsupp nSRS nTRS	K 1 D0 3 15 5 D1 9 ref 4 D1 2/10 D1 7 ST 6 ST 8	TCK TD0 TMS TDI Vcc GND RST
J	TAG	TCK TDO TMS Vsup TDI	JTAG	1 2 ↓ GND 3 4 VTref 5 6
	Pin	Signal	I/O	Description
	1	тск	Output	Test Clock, clock signal from JTAG ICE to target JTAG p
	2	GND	-	Ground
	3	TDO	Input	Test Data Output, data signal from target JTAG port to J ICE
	4	VT _{ref}	Input	Target voltage. VDD from target used to control logic-lev converter and target power LED indicator
	_			

Pin	Signal	I/O	Description	
1	тск	Output	Test Clock, clock signal from JTAG ICE to target JTAG port	
2	GND	-	Ground	
3	TDO	Input	Test Data Output, data signal from target JTAG port to JTAG ICE	
4	VT _{ref}	Input	Target voltage. VDD from target used to control logic-level converter and target power LED indicator	
5	TMS	Output	Test Mode Select, mode select signal from JTAG ICE to target JTAG port	
6	nSRST	Out-/In-put	Open collector output from adapter to the target system reset. This pin is also an input to the adapter so that a reset initiated on the target may be reported to the JTAG ICE.	
7	Vsupply	Input	Supply voltage to the adapter, this connector can be used to supply the adapter with power from a regulated power supply 3 - 5VDC (normally target VDD). This supply voltage input is automatically disconnected when a external power supply is connected.	
8	nTRST	NC(Output)	Not connected, reserved for compatibility with other equipment (JTAG port reset).	
9	TDI	Output	Test Data Input, data signal from JTAG ICE to target JTAG port.	
10	GND	-	Ground.	





Sudio	D	
4.10	(V4.09) / /
)	:	
Di se en Di se en Waters	ta d yw p d d i h	
of the object	가 file formati	가 . () .OBJ : ASM 가
	,hex	Description This format is usually produced by most of the developer packages and is targeted for release testing. No additional debug information is included, and therefore not a recommended format for debugging. The file contains only program memory data.
	, d90	URROF is an IAP proprietary format. The debug output file contains a complete set of debug information and symbols to support all type of watches. UBROFS and slder versions are supported.
	+vof	COFF is an open standard intended for 3rd party vendors creating tools that give AVR Studio support. With AVR Studio 4.06 the AVR COFF format support is extended to support full debugging with source file stapping and complete watch support.
at	.0Dj	The AVE assembler output file formet contains source file info for source stepping and is an Atmel internal format only. The .wap file are automatically parsed to get some watch information.
De De	buggiı bugginç	ng g .
		File => Open File Project .COF .
	A.10 4.10	Sudio 4.10 () :) :) :) :) :) :) :) :) :) :









AVR JTAGICE



(4). Flash Down detecting fail ? TRUE Program | Fases | LookDits | Advanced | Board | Auto | project가 Deat Divoralia Brass Device ? project => close project Programming mede (* 527 /* Panale(High Votage Secal □ Vetty Device After Programming Flagh " Use Current Simulator/Emulator FLASH Memory
 " Input/HEX File [0 Move/Work189ModWalah, Isen 1.01 Studio Engran Yerty Boat EEPRON C Use Current Dimulator/Emilator EEPRON Memory (* Input IEEX File (0. Microsofficial 20Microfficials Law Prgram Varity Roge Detecting, FAR,EDI (5). JTAG USB , Comport가 **Device Drive** . => => => => => , advanced USB 가 setting read/write 100/100 가 지수님 교사 우리 컴퓨터 Laterep Terer (most) 16 • + 5 919E → 9 EE (COM 및 LPT)
 보는 (COM 및 CP ()

 보는 (COM 및 CP ()

 보는 전 (COM ()

 보는 전 전 ()</ Manelereous Options R Senal Enumerator Mnimum Read Timeryk (mies) 108 • Sena Printee Carcel II Power DIT (대법 안 등사 이승규 도소미 대도해 될 수 Himmum Wite meout (meet) 100 ٠ Event Ox Supplie Reneval UKR HEGELDINE Set RTS Dri Clase 응 및 DVD/CD-ROM 도감 - 위트웨어 변경 사망 중석(신 1 선택한 함독의 수설 시트램 · 수업(II)





7/ 10 5 .) JTAG_ICE () Command => Security and configuration bit Write .) Image: Command Social Littlity Setup ? Window	AVR_JTAG	, AVR_ISP JTAG_ICE ISP SP 1 .)	
<pre>(10 5 .) JTAG_ICE .) Command => Security and configuration bit Write</pre>	:	가 .	
JTAG_ICE () Command => Security and configuration bit Write	(10 5 .)	
Command => Security and configuration bit Write	JTAG_ICE	. ()	
Device Command Scrigt Litility Setup 2 Window Bead All Ctrl-R AVR mix Read Data (EEPROM) Write All Ctrl-W Write Data (EEPROM) Write Data (EEPROM) Verify All Ctrl-V Verify All Ctrl-V Verify Data (EEPROM) Security and Configuration Bits Program Options Reset Ctrl-P Program Options Read Osc, Calibration Options Onfiguration and Security bits Security bits 7 6 BootLock12 BootLock11 BootLock02 BootLock01 Lock2 Lock1 <t< td=""><td>Command => Secu Write</td><td>rity and configuration bit</td><td></td></t<>	Command => Secu Write	rity and configuration bit	
Bead All Ctrl-R AVR min Read Program (FLASH) Read Data (EEPROM) Write All Ctrl-W Write All Ctrl-W Write Data (EEPROM) Write Data (EEPROM) Verify All Ctrl-V Verify All Ctrl-V Verify Data (EEPROM) Verify Program (FLASH) Verify Program (FLASH) Verify Data (EEPROM) Security and Configuration Bits Ctrl-S Erase Ctrl-T Beset Ctrl-T Program Options Reset Ctrl-P Program Options Read Osc, Calibration Byte Ctrl-O Osc, Calibration Options Read Osc, Calibration Options End Osc, Calibration Options 7 6 BootLock12 BootLock11 BootLock01 Lock2 Lock1 7 6 BootLock12 BootLock11 BootLock02 BootLock01 Lock2 Lock1 7 6 BootLock12 BootLock11 BootLock02 BootLock01 Lock2 Lock1 7 6 BootLock12 Ctrl-T Essave I BootLock01 Lock2 Lock1 7 6 BootLock1	Device	<u>Command</u> Scri <u>p</u> t <u>U</u> tility <u>S</u> etup <u>?</u> <u>W</u> indow	
Image Write All Ctrl-W Write Program (ELASH) Write Data (EEPROM) Verify All Ctrl-V Verify Program (FLASH) Verify Data (EEPROM) Verify Data (EEPROM) Security and Configuration Bits Ctrl-S Erase Ctrl-H GetInfo Reset Reset Ctrl-P Program Options Read Osc, Calibration Byte Program Options Read Osc, Calibration Options Read Osc, Calibration Options Read Osc, Calibration Options Onfiguration and Security bits Occentry Jtagen Splen 7 6 BootLock12 BootLock11 BootLock02 BootLock01 Lock2 Lock1 V OCDEN IF JTAGEN SPIEN CKOPT EESAVE IF BOOTS21 IF BOOTS20 IF BOOTRST BODLEVEL BODEN IF SUT1 IF SUT0 CKSEL3 CKSEL2 CKSEL1 CKSEL0 Checked items means programmed (bit = 0) UnChecked items means unprogrammed (bit = 1) Checked items means unprogrammed (bit = 1)		Read All Ctrl-R Read Program (FLASH) Read Data (EEPROM)	
Verify All Ctrl-V Verify Program (FLASH) Verify Data (EEPROM) Security and Configuration Bits Ctrl-S Frase Ctrl-T GetInfo Reset Program Options Ctrl-P Program Options Read Osc. Calibration Byte Ctrl-O Osc. Calibration Options Read Osc. Calibration Options Ctrl-O 0 occ. Calibration Options Read Osc. Calibration Options Ctrl-O 7 6 BootLock12 BootLock11 BootLock02 BootLock01 Lock2 Lock1 V OCDEN IF JTAGEN SPIEN CKOPT EESAVE IF BOOTS21 BOOTS20 BOOTEST BODLEVEL BODEN IF SUT1 SUT0 CKSEL3 CKSEL1 CKSEL0 Checked items means programmed (bit = 0) UnChecked items means unprogrammed (bit = 1)	D T	<u>W</u> rite All Ctrl-W Write Program (<u>F</u> LASH) Write Data (EEPROM)	
Security and Configuration Bits Ctrl-S Erase Ctrl-F GetInfo Reset Program Ctrl-P Program Options Read Osc, Calibration Byte Read Osc, Calibration Dyte Ctrl-O Osc, Calibration Options Read Osc, Calibration Options r 6 BootLock12 BootLock11 BootLock02 BootLock01 Lock2 Lock1 OCDEN IF JTAGEN SPIEN CKOPT EESAVE IF BOOTSZ1 IF BOOTSZ0 IF BOOTEST BOOTEST BODLEVEL BODEN IF SUT1 IF SUT0 CKSEL3 CKSEL2 CKSEL1 CKSEL0 Checked items means programmed (bit = 0) UnChecked items means unprogrammed (bit = 1) Checked items means unprogrammed (bit = 1)		Verify All Ctrl-V Verify Program (FLASH) Verify Data (EEPROM)	
Erase *% Ctrl-E GetInfo Reset Ctrl-T Program Ctrl-P Program Options Read Osc, Calibration Byte Ctrl-O Osc, Calibration Options Read Osc, Calibration Options Ctrl-O Osc, Calibration Options Read Osc, Calibration Options Ctrl-O Osc, Calibration Options Security bits Ctrl-O Ocden IF JTAGEN SPIEN CKOPT EESAVE BootLock01 Lock2 Lock1 OCDEN IF JTAGEN SPIEN CKOPT EESAVE BOOTSZ1 BOOTSZ0 BOOTRST BODLEVEL BODEN IF SUT1 SUT0 CKSEL3 CKSEL1 CKSEL0 Checked items means programmed (bit = 0) UnChecked items means unprogrammed (bit = 1)		Security and Configuration Bits Ctrl-S	
Ineset Ctrl-1 Program Ctrl-P Program Options Read Osc, Calibration Byte Ctrl-O Osc, Calibration Options onfiguration and Security bits 7 6 BootLock12 Ckopt Essave BootLock01 Lock2 Lock1 Checked items means programmed (bit = 0) UnChecked items means unprogrammed (bit = 1)		Erase ^{VS} Ctrl-E GetInfo Report Ctrl T	
Read Osc, Calibration Byte Ctrl-O Osc, Calibration Options, onfiguration and Security bits 7 6 8 BootLock12 8 BootLock12 9 CDDEN IF JTAGEN 9 SPIEN 9 CCDEN IF JTAGEN 9 SPIEN 9 CKOPT 9 SUT1 9 UnChecked items means unprogrammed (bit = 1)		Program Ctrl-P Program Options	
onfiguration and Security bits 7 6 BootLock12 BootLock12 BootLock12 BootLock02 BootLock01 Lock2 Lock1 OCDEN IV JTAGEN SPIEN CKOPT CKSEL3 BODLEVEL BODEN IV SUT1 SUT1 SUT0 CKSEL2 CKSEL1 Checked items means programmed (bit = 0)		Read Osc,Calibration Byte Ctrl-O Osc, Calibration Options	
7 6 BootLock12 BootLock11 BootLock02 BootLock01 Lock2 Lock1 7 0CDEN JTAGEN SPIEN CKOPT EESAVE BOOTSZ1 BOOTSZ0 BOOTRST 8 BODLEVEL BODEN SUT1 SUT0 CKSEL3 CKSEL2 CKSEL1 CKSEL0 Checked items means programmed (bit = 0) UnChecked items means unprogrammed (bit = 1)	onfiguration and S	Security bits	
7 6 BootLock12 BootLock11 BootLock02 BootLock01 Lock2 Lock1 7 0CDEN JTAGEN SPIEN CKOPT EESAVE BOOTSZ1 BOOTSZ0 BOOTRST 8 BODLEVEL BODEN SUT1 SUT0 CKSEL3 CKSEL2 CKSEL1 CKSEL0 Checked items means programmed (bit = 0) UnChecked items means unprogrammed (bit = 1)			
OCDEN JTAGEN SPIEN CKOPT EESAVE BOOTSZ1 BOOTSZ0 BOOTRST BODLEVEL BODEN SUT1 SUT0 CKSEL3 CKSEL2 CKSEL1 CKSEL0 Checked items means programmed (bit = 0) UnChecked items means unprogrammed (bit = 1)	7 🗖 6 🗖 BootLoci	K12 BootLock11 BootLock02 BootLock01 Lock2 Lock1	
BODLEVEL BODEN SUT1 SUT0 CKSEL3 CKSEL2 CKSEL1 CKSEL0	OCDEN 🗹 JTAGEN 🛙	SPIEN T CKOPT T EESAVE T BOOTSZ1 T BOOTSZ0 T BOOTRST	
Checked items means programmed (bit = 0) UnChecked items means unprogrammed (bit = 1)		SUT1 🔽 SUT0 🗖 CKSEL3 🗖 CKSEL2 🗖 CKSEL1 🗖 CKSEL0	
for the device of the base of the second	Checked items means pr	ogrammed (bit = 0) InChecked items means unprogrammed (bit = 1)	
erer to device datasheet, please	-factor devices detections of	ease	

5. JTAG_ICE PC Comport		
AVR_Studio , Toc	ols => AVR Prog	
AVRprog7	, Program	Update .
, AVRprog	,	1~4 .
	AVRprog	
	Hex file C:₩Program Fil	es₩₩Upgrade,ebn
<u>T</u> ools <u>D</u> ebug <u>H</u> elp	<u>B</u> rowse	Exit
ICE50 <u>U</u> pgrade ICE50 <u>S</u> elftest	[]	
	Program	Verify <u>R</u> ead
Options Show Key-assignments STK500/AVRISP/JTAG ICE	EEPROM Program	V <u>e</u> rify Rea <u>d</u>
	ATmega163	Advanced
Flash Program verit , bug	fy error가 ,	AVRprog
AVRprog Hex file C:\Program Browse. Erasing Devic	n FilesWWUpgrade,ebn 	Ig
4	areas- andooo, Expected. T	andeda, filosofreda, da
ATmega163		Advanced



 \bullet



경기도 안양시 동안구 관양동799 안양메가별리 319호 TEL: 031) 420-4326(대) FAX: 031) 420-4329 | Email : master@realsys.co.kr 2001 RealSYS Corporation. All Rights Reserved. 사업자등록번호 : 119-03-63631 통신판매업신고 안양 제 912 호 | 대표 : 김철오